Could HP Beat Moore's Law? 176
John H. Doe writes "A number type of nano-scale architecture developed in the research labs of Hewlett-Packard could beat Moore's Law and advance the progress of of microprocessor development three generations in one hit. The new architecture uses a design technique that will enable chip makers to pack eight times as many transistors as is currently possible on a standard 45nm field programmable gate array (FPGA) chip.""
Moore's law is not about inefficient FPGA intercon (Score:5, Insightful)
Since the wiring in an FPGA is not fixed, they have to integrate more flexible ways of routing. According to TFA this takes up 80% to 90% of the silicon, leading to a much worse ratio of wiring to transistors dedicated to logic processing compared to "normal" chips. HP is developing something they call "field programmable nanowire interconnect (FPNI)", which consumes a lot less space. So they are not beating Moore's law, they improve chip space use in FPGAs to become similar to what todays dies with fixed routing achieve.
And even if you are desperately seeking more efficient FPGA, you'd have to be patient. TFA mentions that they are targeting a 25-fold increase packing density compared to todays 45nm chips in 2020. That's thirteen years, which in Moore's laws steps means about eight 18 month periods, each doubling density. My math may be flawed, but shouldn't that mean that by then we have 2^8 = 256 times the density in the normal process as we have today?
Re:Moore's law is not about inefficient FPGA inter (Score:2)
Re:Moore's law is not about inefficient FPGA inter (Score:4, Informative)
Their biggest customer? Cisco. (by far)
The big iron routing guys use heaps in high end devices.
--Q
Re:Moore's law is not about inefficient FPGA inter (Score:4, Informative)
For instance, the Open Graphics Project (Score:3, Interesting)
The development board is going to use a FGPA, because a custom chip design would be too expensive. For later, they plan to produce it as ASIC to improve the price/performance ratio. With better FGPAs, they could stick to the FGPA for the end-user version which would help to reduce investment costs.
Quote about the ASIC design:
Re: (Score:2, Insightful)
floating point kernels REALLY fast on FPGAs if done correctly.
granted on most of them you have to know verilog or vhdl to use them, but there are a couple
companies that have fully functional C/Fortran programming environments that take it all
the way down onto an FPGA. using those general codes can run faster on FPGAs.
plus they are really low power. a room full of general computers running a teraflop
takes large amo
Re: (Score:2)
JHDL [jhdl.org] is my favorite alternative to these languages. Rather than embedding the behavior in the language itself (which I personally think is the source of most confusion and poor HDL design) JHDL provides you with Java APIs that can be used to construct the circuit.
It works surprisingly well, in part because circuit design is more object oriented to begin with. Just like in good OOP design, you want your circuits to be simple, black-box desig
Re: (Score:2)
Re:Moore's law is not about inefficient FPGA inter (Score:2)
But that does not mean this is insignificant. FPGAs are extremely useful in many applications, but cost and transistor count hold it back for a lot of applications. An increase in transistor density by 3 orders of magnitude is significant enough that it could make FPGAs a viable option for a lot more people.
Too bad the article made no mention to the effect on cost
Re:Moore's law is not about inefficient FPGA inter (Score:2, Insightful)
Agreed, but if the article were titled "HP Enables Increase in FPGA Logic Density", it would have never made it to a slashdot headline.
Re:Moore's law is not about inefficient FPGA inter (Score:3, Insightful)
New Wammy Co. method for silicon fab... this is going to double the speed of our computers and crush Moore's Law! It should be on the market about 18 months from now!
Re: (Score:2)
Me bad. TFA:
So it should say 25 times as dense.
Re: (Score:2)
Then you've always been wrong. Tenfold = x10 [google.com], threefold = x3 [google.com] etc.
Re: (Score:2)
I don't think you quite understand the meaning of "specialized." More general is sort of the opposite of more specialized. FPGAs are less specialized than pretty much everything else.
I imagine they'll end up seeing a lot of neat uses when they're cheap and small enough to replace MCUs - which are currently what people use when they want to do generic processing of vario
Re: (Score:2)
Why a law (Score:5, Insightful)
Re: (Score:2, Informative)
Re: (Score:2)
Natural laws are not only useful for their predictive feature but for the fact that existence cries out for an explanation. The parent refers to a popular one: that Moore's law is a self-fulfilling prophecy because of social interactions. That probably makes it less reliable than g=-9.8ms^-2, but everyone seems to know that and knows how much faith to put in it.
Re: (Score:2)
Re:Why a law (Score:4, Funny)
Re: (Score:2)
Shh, it's just a trend. It could have been wrong or we could have hit a physical limit. One day we will. I like to think of Moore's law as more a goal post of the eletronics industry. They have to double every 12-18 months because of Moore's law. Could this mindset actually work in oth
Re:Why a law (Score:5, Funny)
Re: (Score:2)
If it were written as "processing speed could increase two-fold about every 18 months in the forseeable future", it would've been called a prediction. Since it is written in an unambiguous way, leaving no margin of interpretation, it's called a law.
Re: (Score:2)
Re: (Score:2)
Ob. Branigan (Score:2)
Because Moore's law is like Moore's love: Hard and fast, and doubles every 18 months.
In some inportant aspects, it is a law. (Score:2)
Re: (Score:2)
There oughtta be a law against that kind of thing.
Moore's Law (Score:2, Informative)
Wait a second... (Score:5, Funny)
Re: (Score:2)
Re: (Score:2)
Re: (Score:2)
Re:So, high ink price is explained (Score:5, Funny)
Re: (Score:2)
The Singularity is Near... (Score:2, Insightful)
I think, though, that's what happening here is employing the technology is causing positive feedback loops in the design and development of the technology, which is accelerating the improvement of the technology.
It's only going to get faster from here. Human consciousness executing on "silicon" by 2030.
Welcome to the singularuty.
Re: (Score:2)
For the non UNIX geeks, that's when UNIX'es time runs out, the equivalent of Y2K, except much worse.
Re: (Score:2)
The 'singularity' is a particularly foolish pipe dream.
Re: (Score:2)
You can't connect a non deterministic system to a logic-based one? What happens when I program a computer?
The brain is a pile of connected goo. Extremely well connected goo, but connected goo that we will either model the underlying principles of, or connected goo we will just clone verbatim in silicon. Resistance is futile.
Re: (Score:2)
Resistance is not necessary, the "singularity" is a fairy tale.
Re: (Score:2, Interesting)
I understand why we can't predict the weather.
I understand why we can't _predict_ brain function.
I don't understand why that means we can't build a new brain that will simply remain equally unpredictable.
Just because a system is chaotic doesn't make it impossible to construct.
Re: (Score:2)
I think that Ray Kurzweil should go back to building keyboard synthesizers and stop yammering on about "singularities" and other such nonsense. It's embarrassing, really.
Re: (Score:2)
Re: (Score:2)
Re: (Score:2)
Re: (Score:2)
I will kindly ask you to leave emotional knee-jerk reactions out of a perfectly reasonable discussion. Thank you.
Have a pleasant day.
Re: (Score:2)
Re: (Score:2)
One word for you: Heisenberg.
Have a nice day! Hope I didn't determine your mental state!Re: (Score:2)
However, even if there are such processes, they can be modelled. Ever hear of quantum computing?
Re: (Score:2)
Because every single electrochemical and chemical reaction is subject to quantum mechanics, and so Heisenberg's uncertainly principle.
However, even if there are such processes, they can be modelle
Re: (Score:2)
Do you even know what this means? The wave function is deterministic. Only the collapse is not. Is it determined that the sun will rise tomorrow? By any sane definition of the word, yes. The original poster was trying to making the strong argument that modeling human consciousness is impossible. Not only is that not proveable, you can't even prove that we are not now running
Re: (Score:2)
Re: (Score:2)
And actually, you may be interested to learn that, yes, though we are an unnkown distance away from understanding consciousness, our understanding of the brain and various components of consciousness is growing by amazing leaps and bounds
Re: (Score:2)
Perhaps you could then, given the current understanding of neuroscience, explain qualia. Not so easy, is it?
The point is not that human conciousness exists outside the laws of nature, just that our
Re: (Score:2)
We could develop a simulation of human consciousness that had no internal experience at all, but presented the appearanc of having one. People would download themselves and their friends would ask the download, "So how's it feel" The simulation would answer in so
Re: (Score:2)
The problem is that quantum mechanics is incomplete, so any conclusions we draw from it are extremely suspect.
In any case, indeterminism only applies at quantum scales. At macro scales, including the level at which neurons e
Re: (Score:2)
Re: (Score:2)
Of course the collapse produces randomness. The great mystery of quantum mechanics is how the derministic wave function collapses randomly.
If you don't believe the collapse produces randomness, perhaps you could point me to an equation that describes how we can predict where the result of a collapse (such as the precise location of a diffracted electron) will appear.
Re: (Score:2)
Re: (Score:2)
Re: (Score:2)
The mind is made of chemicals reactions and organic material which is in turn made of energy and atoms.
Atoms and energy must adhere to the laws of physics so they are deterministic.
Otherwise either you have to assume that the brain does not have follow the laws of physics since we live in an illogical universe or that the mind is not because of the
Re: (Score:2)
Woah! Hold it there. Who says that the laws of physics are deterministic? This has been a matter of heated (and unresolved) debate regarding atoms and subatomic particles for close to a century. You simply can't claim this.
Re: (Score:2)
In any case, it doesn't matter. If consciousness is non-deterministic, we add in a random factor to our simulations. After all, non-deterministic means not deter
Math says: yes. (Score:5, Informative)
Re:Math says: yes. (Score:5, Funny)
Re: (Score:2)
6 to 1 (Score:3, Insightful)
As a rule of thumb i was told ... an fpga normally uses 6 gates to 1 gate used by a custom ASIC chip ... so a 5 million gate chip would require a FPGA with 30 million gates ...
This may have changed over the years ... but i'd like to know how this announcement changes this heuristic ...
Re: (Score:2)
Pardon me if I'm speaking out of turn, but don't you mean transistors, not gates? In theory, the gate count should remain the same between the two, with most differences being accounted for by designing gates out of different gates. (e.g. Using NAND to create all other gates.) Or are you referring to a formula for translating the FPGA
Re: (Score:2, Informative)
No true ... because of timing requirements ... if one gate is used it may rule out using others because of how the gates are connected ... i.e. picking one gate and 1 route may not allow certain gates to be connected ... so the 6 to 1 ratio refers to "wasted gates" ... I believe. This is because all gates are not all directly connected to each other ...
If this new technology allows more routes ... i believe you will get less gate waste ...
I am just a software dev ... so i could be wrong though ... bu
Re: (Score:2)
I see what you mean. Generally, FPGA devs are always talking about reworking your design to eliminate as many wasted gates as possible. (The ISE tools help with this, IIRC.) Xilinx claims that their compilers are smart enough to rework your design automatically for a high rate of utilization.
Of course, proper utilization is partly a function of which FPGA you use. Mos
Re: (Score:3)
FPGAs use lookup tables to simulate gates: See here for a description of a basic Configurable Logic Block [wikipedia.org]
This is true. However, it is more important than simply wasting gates. Performance of an FPGA is
Re: (Score:2, Interesting)
Re: (Score:2, Informative)
2008 (Score:5, Insightful)
They havent even made a chip yet.
Re: (Score:2)
"If a tech company announces a big breakthrough, which they claim will be available to consumers in 18-24 months, then the probability of the breakthrough becoming vaporware will approach 1."
Mixed legal priorities... (Score:5, Funny)
Re: (Score:2)
What? What? (Score:5, Insightful)
As far as I can tell this has nothing to do with standard processors and everything to do with FPGAs.
It seems what they propose is: Instead of the FPGA configuration bits being done with gates on the silicon wafer, why not perform configuration by configuring the metal-to-metal interconnects? After all, if the metal layers are thick compared to the interconnects between them, you can blow connections you don't need like blowing a fuse. By removing the FPGA configuration bits from the silicon wafer, they can save a lot of space, leading to higher speeds and lower costs.
They have a clever way of arranging such a system, which should be easy to fabricate.
What Moore's law is supposed to have to do with this I don't know.
Michael
Re: (Score:2)
Re: (Score:2)
Hey, at least they correctly identified Moore's Law as having something to do with the number of transistors on a chip, and not CPU clock speed or some other factor which contributes to performance but was never spoken to by Moore himself.
Re: (Score:2)
and? (Score:2)
Of course (Score:4, Funny)
If they wait for it in a dark alleyway with a lead pipe and stay very, very quiet...
FPGA and Moores Law? (Score:2, Insightful)
Re:FPGA and Moores Law? (Score:4, Informative)
You are seriously behind the times, my friend. Xilinx's smallest offerings provide ~20,000 gates, while their largest offerings offer millions of gates placed on a chip of over 1.1 billion transistors [sda-asia.com].
22K transistors is solidly inside CPLD territory these days.
Re:FPGA and Moores Law? (Score:5, Informative)
You probably wouldn't be able to put the latest Xeon processor on an FPGA, but to say that they are far slower and smaller than modern processors is incaccurate. There are plenty of FPGAs that can handle signals in excess of 1GHz, and a 22,000 transistor FPGA is a VERY small FPGA.
Many custom chips including custom processors are first developed and tested on FPGAs before they become ASICs. In fact, you can give your FPGA design files to an IBM or a TI, and they'll gladly turn it into an ASIC for you -- for a fee. Often times, FPGAs are used in designs without ever going to an ASIC. Generally, the only reason you build an ASIC is because the per chip cost is much cheaper. Heat and performance are usually secondary considderations. There is, however, a big up front cost to doing an ASIC, so for low volume parts or designs that might need to be upgraded or fixed later, FPGAs are generally the better option.
There's also a middle ground -- so called "hard copy" FPGAs. This is when you give your design files to Xilinx or Altera with a big check, and they sell you special FPGAs that are guaranteed to work with your design (but not necessarily other designs). In exchange, you get the chips a lot cheaper and they can also disable parts of the chip your design doesn't use to reduce power consumption. The FPGA manufacturers benefit by being able to sell chips that would otherwise be defective but are suitable for certain designs.
Re: (Score:2)
Comment removed (Score:5, Informative)
Moore's Law is part marketing hype (Score:2, Interesting)
Re: (Score:2)
8x density, 20x more heat.. (Score:2)
They really need to focus on better cooling before they go anywhere. Damned laptops overheat daily because of the crap cooling systems in them.
HP Breaking Yet Another Law (Score:3)
Could this seriously boost OGP? (Score:2)
The Open Graphics Project http://lists.duskglow.com/mailman/listinfo/open-g r aphics [duskglow.com] is an attempt to make an open-source-hardware graphics card, so that we don't have to wrestle with companies like nVidia (ok, Intel) or ATI (ok, AMD) to get decent open-source drivers.
The OGP cards use FPGAs, which is the technology that HP's work (hopefully) innovates. I wonder if this advance will make OGP's cards much more competitive with nVidia/ATI cards? Heck, maybe HP would even consider showcasing its technolog
The baseline predition (Score:2)
International Technology Roadmap for Semiconductors [itrs.net]
You can read more about it at the ITRS website. [itrs.net]
A quick scan of the website reveals this interesting image [itrs.net]. The observant will note that with current news progress is already ahead of their curve.
Wow this is great news... (Score:2)
Engrish (Score:3)
We all know where this leads... (Score:2)
if they ship in less than five years (Score:2)
I must be hungry (Score:2)
I must be hungry, because when I saw that this story was tagged with "mooreslaw", I thought, "Mmm, that sounds good. Is that anything like coleslaw?".
Re: (Score:3, Informative)
Yes, actually. [uni-sb.de]