Slashdot is powered by your submissions, so send in your scoop

 



Forgot your password?
typodupeerror
×
Intel Hardware

Intel Puts 1nm Process (10A) on the Roadmap For 2027 (tomshardware.com) 35

Intel's previously-unannounced Intel 10A (analogous to 1nm) will enter production/development in late 2027, marking the arrival of the company's first 1nm node, and its 14A (1.4nm) node will enter production in 2026. The company is also working to create fully autonomous AI-powered fabs in the future. Tom's Hardware: Intel's Keyvan Esfarjani, the company's EVP and GM and Foundry Manufacturing and Supply, held a very insightful session that covered the company's latest developments and showed how the roadmap unfolds over the coming years. Here, we can see two charts, with the first outlining the company's K-WSPW (thousands of wafer starts per week) capacity for Intel's various process nodes. Notably, capacity typically indicates how many wafers can be started, but not the total output -- output varies based on yields. You'll notice there isn't a label for the Y-axis, which would give us a direct read on Intel's production volumes. However, this does give us a solid idea of the proportionality of Intel's planned node production over the next several years.

Intel did not specify the arrival date of its coming 14A node in its previous announcements, but here, the company indicates it will begin production of the Intel 14A node in 2026. Even more importantly, Intel will begin production/development of its as-yet-unannounced 10A node in late 2027, filling out its roster of nodes produced with EUV technology. Intel's 'A' suffix in its node naming convention represents Angstroms, and 10 Angstroms converts to 1nm, meaning this is the company's first 1nm-class node. Intel hasn't shared any details about the 10A/1nm node but has told us that it classifies a new node as at least having a double-digit power/performance improvement. Intel CEO Pat Gelsinger has told us the cutoff for a new node is around a 14% to 15% improvement, so we can expect that 10A will have at least that level of improvement over the 14A node. (For example, the difference between Intel 7 and Intel 4 was a 15% improvement.)

This discussion has been archived. No new comments can be posted.

Intel Puts 1nm Process (10A) on the Roadmap For 2027

Comments Filter:
  • by Anonymous Coward on Wednesday February 28, 2024 @04:37PM (#64276950)

    Just remember everyone, the "1nm process" has nothing to do with size.
    Chip fabs just stole this unit of measurement to use as a branding noun.

    The "1nm process" will represent transistors with gates the physical size of 42 nanometers of atoms in width, and a metal pitch 16 nanometers thick.

    That is roughly 300 silicon atoms wide and 100 silicon atoms thick.
    We have not by any measure reached the limits of the atomic scale despite what their marketing BS names would lead you to believe.

    • by Tough Love ( 215404 ) on Wednesday February 28, 2024 @04:52PM (#64276992)

      No, I totally believe Intel really makes 1nm processors and the next one coming is 0nm using metaphysical quantum gates at infinite clock speed.

      • Even better will be the -1nm process.

        • Indeed, -1nm will one of the most significant nodes, because Intel expects those processors to be capable of producing results before performing the computation.

        • -1 bottles of beer on the wall, -1 bottles of beer, take one down, pass around, there's i bottles of beer... whoops! Must be root beer.
    • by Whateverthisis ( 7004192 ) on Wednesday February 28, 2024 @04:54PM (#64277000)
      So... it's not the size of the nm that counts, it's how you use it?
    • When did this start? I've done circuit layout, but on older processes (130nm, 200nm, etc.) and those processes definitely had a gate length that equaled the name in the size (e.g. 200nm process had 200nm gate length). How did we get from 130=130 to 1=42?

      • I'll take your word on the 130nm node matching, but I do recall when the 90nm node debuted, as I was in my university's electrical engineering program at the time. I also recall our professors (at least 3 different ones) mentioning that the new node label did not match any of the feature sizes. It seemed like they were all pretty irked about the fibbery.
        • I've done design on 90nm, then 65nm (super shrunk without redesign to 55nm) and worked on 45nm (to be shrunk to 40nm) but never saw silicon in that last one, and in all those technologies, the (geared towards digital) thin oxide transistors had a minimum gate length matching the name of the tech.
      • by ceoyoyo ( 59147 )

        The node name was supposed to roughly indicate the density of components that could be produced, which the roadmap wanted to double every 18 months. For a while that was roughly the same as the size of the minimum feature, so that length was used. Density doesn't scale linearly with length though, so they were always going to diverge. They diverged even faster when we had to give up just shrinking MOSFETs and started doing things like making FinFETs, and now we mostly attempt to achieve Moore's law (the opt

      • The node name many years ago used to match the polysilicon gate length. Each subsequent node was 0.7 times the prior one. I.e., the shrink factor is 0.7. Note that 0.7 * 0.7 = 0.49, or roughly 0.5 — so transistors on the new node take up 1/2 the space of the prior. Put another way, you can put twice as many transistors in the same chip area. This is the key — the transistor budget doubles each generation. Other benefits, such as increased transistor drive strength. However, the area availabl

      • Dennard scaling has been dead for about 20 years.

    • by AmiMoJo ( 196126 )

      When it comes to Intel we need to wait for their CPUs to hit retail. If they are mini-furnaces again then we can judge their process appropriately.

  • 16nm (Score:5, Informative)

    by bill_mcgonigle ( 4333 ) * on Wednesday February 28, 2024 @04:43PM (#64276970) Homepage Journal

    This marketing horseshit is so tiresome.

    They're 42nm gates on 16nm traces.

    There is actually some really interesting engineering happening with these but they haven't solved quantum tunneling and the only 10 angstrom feature exists in the fictional world of a marketing department.

    Some tech details on here:

    https://en.m.wikipedia.org/wik... [wikipedia.org]

    • by Z80a ( 971949 )

      We're at a point we could ditch this measure, and start to use something like component height, or "number of functions per element".

    • Where's the "astronaut gun" meme because what that article didn't have was who fired the first shot in this marketing buzzword war.

      Keep clicking back through nodes and get to 22nm [wikipedia.org] and Since at least 1997, "process nodes" have been named purely on a marketing basis, and have no relation to the dimensions on the integrated circuit;[1] neither gate length, metal pitch or gate pitch on a "22nm" device is twenty-two nanometers.

  • The beginnings of Borg cube production.
  • Actually delivering is hard. As especially Intel should know by now.

  • We could use the actual Angstrom symbol rather than just a capital "A".

    https://en.wikipedia.org/wiki/... [wikipedia.org]

  • by khchung ( 462899 ) on Wednesday February 28, 2024 @07:39PM (#64277414) Journal

    If you believe they can actually deliver what a roadmap promised on the date given, you are still too young.

  • In a few years they'll start claiming they are sub-atomic. Of course the actual device will be a micron in size, but it doesn't matter. They'll call it sub-atomic, same way you told your girl 5 inches was 6 inches.

    • In a few years they'll start claiming they are sub-atomic. Of course the actual device will be a micron in size, but it doesn't matter. They'll call it sub-atomic, same way you told your girl 5 inches was 6 inches.

      Next time, insert your big toe. She'll think it's a foot.

  • If we say AI seven times, will it magically make you guys stop throwing money at Nvidia? Don't ask why we'd need AI to do a repetitive task, literally the opposite of what modern AI is good at it and we're actually describing patterns and algorithms and standard data analysis.

Top Ten Things Overheard At The ANSI C Draft Committee Meetings: (10) Sorry, but that's too useful.

Working...