Forgot your password?
typodupeerror

+ - SRI/Cambridge open source DARPA CHERI secure processor->

Submitted by Anonymous Coward
An anonymous reader writes "Robert Watson at Cambridge (author of Capsicum) has written a blog post on SRI/Cambridge's recent open sourcing of the hardware and software for the DARPA-sponsored CHERI processor — including laser cutting directions for an FPGA-based tablet! Described in their paper The CHERI Capability Model: Reducing Risk in an age of RISC, CHERI is a 64-bit RISC processor able to boot and run FreeBSD and open-source applications, but has a Clang/LLVM-managed fine-grained, capability-based memory protection model within each UNIX process. Drawing on ideas from Capsicum, they also support fine-grained in-process sandboxing using capabilities. The conference talk was presented on a CHERI tablet running CheriBSD, with a video of the talk by student Jonathan Woodruff, and his slides, online. Although based on the 64-bit MIPS ISA, the authors suggest that it would also be useable with other RISC ISAs such as RISC-V and ARMv8. The paper compares the approach with several other research approaches and Intel's forthcoming Memory Protection eXtensions (MPX) with favorable performance and stronger protection properties."
Link to Original Source
This discussion was created for logged-in users only, but now has been archived. No new comments can be posted.

SRI/Cambridge open source DARPA CHERI secure processor

Comments Filter:

Nature, to be commanded, must be obeyed. -- Francis Bacon

Working...