Slashdot Log In
Open Source Finally Hits Real Silicon
Posted by
timothy
on Mon Dec 08, 2003 07:05 PM
from the mask-of-progress dept.
from the mask-of-progress dept.
pagercam2 writes "While Open Source software has many success stories, hardware and particularly chips haven't had as much. While there have been multiple Open Source projects, none have come to a final product until now. The OpenRISC 1000 has been implemented by Flextronics Semiconductor(a division of Flextronics, the contract manufacturer possibly best known for its production of many Cisco products) along with PCI, 10/100 Ethernet, serial, GPIO etc. ... Details and pretty pictures available at OpenCores.org, and it even runs uClinux. Good Job!"
This discussion has been archived.
No new comments can be posted.
Open Source Finally Hits Real Silicon
|
Log In/Create an Account
| Top
| 247 comments
| Search Discussion
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
Watch out... (Score:3, Funny)
Re:Watch out... (Score:5, Interesting)
(http://www.mwatt.com/index.html | Last Journal: Friday February 11 2005, @02:43PM)
But I'd like to point out that opencores has had a fair amount of its open IP commited to silicon to date... not via lithographic processes maybe, but in FPGA's at least in onesies twosies lots if not more.
It's pretty sweet to be able to put a Z80 core on an FPGA along with a few peripheral cores and make a machine-on-a-chip that can run your legacy embedded code with little or no change... and at a faster clock rate.
So what's Sparc V? (Score:4, Informative)
(http://www.intelligentblogger.com/ | Last Journal: Monday August 27, @11:47AM)
Re:So what's Sparc V? (Score:4, Insightful)
(http://paperlined.org/)
Re:So what's Sparc V? (Score:5, Informative)
(http://www.intelligentblogger.com/ | Last Journal: Monday August 27, @11:47AM)
For quite awhile, as I understand. The Leon chip [gaisler.com] is an example of this. Other areas such as Fujitsu's processors and set top devices have been based on Sparc.
I'm not saying that OpenCores is a bad thing. I'm just refuting this "we were here first" bullshit.
Re:So what's Sparc V? (Score:5, Informative)
(http://slashdot.org/)
From the SPARC website [sparc.org]:
Hell, it doesn't even look like much of an open standard. You need to license the instruction set in order to be able to implement it. This is like saying UNIX is open source, since anyone can implement POSIX and license the UNIX trademark, and because a lot of people have licensed the source code. That's not open source; it may be an open standard (although I'd argue that in order to be an open standard, you can't restrict who implements it with licensing agreements). So really, SPARC is in no way open source, and I wouldn't even consider it an open standard.OpenCores, on the other hand, is really open source. You get the full design of the entire chip; you could just produce the chip by sending the CAD files to a chip fab and having them produce it. All of the Verilog/VHDL/etc. are open and freely available for you to use and modify. Even if you license the SPARC ISA, you still have to design the chip yourself.
Hell, there are plenty of ISA's that you can license. The IA32 architecture is implemented by Intel, AMD, Transmeta, and others. PowerPC is implemented by IBM and Motorola. MIPS chips are produced by lots of people. Open ISA's are a dime a dozen. What's important about OpenCores is that the full chip design is completely open.
One can always hope.. (Score:5, Interesting)
(http://www.grub.net/blog/index.html | Last Journal: Wednesday June 27, @08:48AM)
If they make money with this and other chip fabricators get on the open source boat then perhaps one day we'll see an entire open source chipset and motherboard combo. No "SecureThisBIOS" and "TrustedThatOS" needed.. That would be damn sweet.
Re:One can always hope.. (Score:5, Insightful)
(http://www.spinningatom.com/)
Having just read back my own post, I'm really hoping we get OSH (open source hardware) going before it becomes illegal to develop.
Re:One can always hope.. (Score:4, Funny)
This might not affect the industry much (Score:5, Interesting)
The cost of R&D and design of the chip is probably a drop in the bucket compared to building a chip fabrication plant. And much of it the advances required to make a fast chips would be in fabrication technologies (materials, layering, etc.) that might has nothing to do with the chip design. And these technologies are likely to be patented.
Finally a competitor for the 286 (Score:3, Funny)
Re:Finally a competitor for the 286 (Score:5, Insightful)
(http://www.grub.net/blog/index.html | Last Journal: Wednesday June 27, @08:48AM)
A lot of what's floating in space runs with what we could consider antiquated hardware.
Old != Junk
Where do they expect this to go? (Score:5, Funny)
(http://goat.cx/ | Last Journal: Wednesday August 18 2004, @02:34PM)
Re:Where do they expect this to go? (Score:5, Insightful)
(Last Journal: Sunday June 29 2003, @08:38PM)
I'll take an open-source, standards-compliant 486 computer over a 2Ghz Trusted Computing appliance any day.
--K.
SLASHDOTTED! comments thread here (Score:4, Funny)
(http://mnemisis.sourceforge.net/ | Last Journal: Sunday March 30 2003, @03:13PM)
homepage: (Score:4, Informative)
(http://grok.tv:8080/)
Silicon Implementations
Several companies are making silicon implementations (ASICs) of OR1200 using different library vendors and foundaries, process geometries from 0.35um to 0.13um. For references contact lampret@opencores.org.
Here is an example of System-On-Chip (SOC) from Flextronics Semiconductor. It is a 32-bit general-purpose microcontroller implemented on UMC 0.18um targetting embedded applications with maximum clock frequency of 160MHz. The SOC features:
* OR1200 processor
* Memory Controller (FLASH, SDRAM, SRAM, DPRAM)
* PCI 2.2 32-bit interface 33/66MHz
* Ethernet MAC 10/100
* UART16550
* GPIO
* JTAG/Debug Interface
The OR1200 is implemented with 8KB instruction and 8KB data caches, I/DMMU with 64 TLB entries each, power management unit, debug unit, tick timer and interrupt controller. Its 32x32 multiplier is coupled with a 64-bit MAC unit.
Test board for testing the SOC has 64MBytes of SDRAM, 32MBytes of FLASH, RS232 transceiver, Ethernet 10/100 PHY. Connectors are for RS232, Ethernet, JTAG/Debug and several Mictor logic analyzer connectors. The board has its own DC/DC regulators for 3.3V IO power supply and 1.8V core power supply. It can be used as stand alone board or as PCI standard form plugin board.
Software running on the SOC is Embedded Microcontroller Linux (uClinux) with a console on serial RS232. The console shows a network ping to a local network host - the ping shows the Ethernet 10/100 capability.
This board was the first prototype built (not fully assembled at the time)
Dynamic power of the entire test board is 1.4W. Dynamic current of the SOC IO power supply is 52mA (3.3V) and dynamic current of the SOC Core power supply is 86mA (1.8V). These are nominal values measured at 100MHz system clock.
Maximum system clock frequency of the SOC is 160 MHz. System clock is used to clock not only the OR1200 processor but the entire chip (exception is memory controller which can also run at 1/2 system clock). Max system clock 160MHz was obtained at 25C ambient temperature, 3.3V IO and 1.8V core.
Test boards are available to Flextronics Semiconductor ASIC customers. For more information about the test boards, the SOC technical details and business engagement please contact Flextronics Semiconductor.
IMPORTANT NOTE: For a live demonstration of the SOC in Silicon Valley, California during Dec 8th 2003 and Dec 15th please contact Damjan Lampret.
Re:homepage: (Score:5, Interesting)
(http://slashdot.org/~joe_bruin/ | Last Journal: Wednesday April 14 2004, @09:25PM)
the real question is: where's the compiler? no, i didn't read the article, because the site is slashdotted. i presume they will have a gcc port shortly, if it doesn't exist.
the real problem with open architectures (mips, arm, sparc,
if this project is dedicated to optimizing the compiler for their cores, they could give established players a run for their money in performance. or at least force other core makers to distribute optimized compilers at far lower costs.
this is a good thing for everyone.
Good job but not quite (Score:5, Informative)
The LGPL'd SPARC-compatible processor Leon [gaisler.com] was put to silicon a long while ago.
Give credit where credit is due, the Leon tracked over this territory years before OpenRISC.
Flextronics Xbox (Score:5, Informative)
Flextronics would actually be best known for being the main manufacter of the Microsoft Xbox.
http://www.wired.com/wired/archive/9.11/flex.ht
/.'ed already (Score:4, Informative)
(http://www.evilnet.net/ | Last Journal: Wednesday August 30 2006, @12:30PM)
Project: OpenRISC 1000
Silicon Implementations
Several companies are making silicon implementations (ASICs) of OR1200 using different library vendors and foundaries, process geometries from 0.35um to 0.13um. For references contact lampret@opencores.org.
Here is an example of System-On-Chip (SOC) from Flextronics Semiconductor. It is a 32-bit general-purpose microcontroller implemented on UMC 0.18um targetting embedded applications with maximum clock frequency of 160MHz.
The SOC features:
The OR1200 is implemented with 8KB instruction and 8KB data caches, I/DMMU with 64 TLB entries each, power management unit, debug unit, tick timer and interrupt controller. Its 32x32 multiplier is coupled with a 64-bit MAC unit.
Test board for testing the SOC has 64MBytes of SDRAM, 32MBytes of FLASH, RS232 transceiver, Ethernet 10/100 PHY. Connectors are for RS232, Ethernet, JTAG/Debug and several Mictor logic analyzer connectors. The board has its own DC/DC regulators for 3.3V IO power supply and 1.8V core power supply. It can be used as stand alone board or as PCI standard form plugin board. Software running on the SOC is Embedded Microcontroller Linux (uClinux) with a console on serial RS232. The console shows a network ping to a local network host - the ping shows the Ethernet 10/100 capability.
This board was the first prototype built (not fully assembled at the time)
Dynamic power of the entire test board is 1.4W. Dynamic current of the SOC IO power supply is 52mA (3.3V) and dynamic current of the SOC Core power supply is 86mA (1.8V). These are nominal values measured at 100MHz system clock. Maximum system clock frequency of the SOC is 160 MHz. System clock is used to clock not only the OR1200 processor but the entire chip (exception is memory controller which can also run at 1/2 system clock). Max system clock 160MHz was obtained at 25C ambient temperature, 3.3V IO and 1.8V core.
Test boards are available to Flextronics Semiconductor ASIC customers. For more information about the test boards, the SOC technical details and business engagement please contact Flextronics Semiconductor. IMPORTANT NOTE: For a live demonstration of the SOC in Silicon Valley, California during Dec 8th 2003 and Dec 15th please contact Damjan Lampret.
Open Source Chipsets (Score:5, Interesting)
(http://www.theweirdgopro.com/)
Or, I'm just being fanatical and ranting about nothing, whatever.
Re:Open Source Chipsets (Score:5, Interesting)
(http://www.randydillon.com/ | Last Journal: Saturday March 25 2006, @01:33AM)
I think that a good and durable machine could be developed with a high speed bus and provide most, if not more speed than people need.
Re:Open Source Chipsets (Score:5, Informative)
Re:Sheesh... (Score:5, Insightful)
Re:Open Source Chipsets (Score:5, Insightful)
Because advanced CAD tools to design state of the art microprocessors costs millions of dollars. Even if you afford these tools, state-of-the-art fabs cost billions of dollars. Open Source works in software because equipment to develop software is cheap enough that anyone can afford it. Equipment to develop hardware costs a fortune, and needs some corporate support, or a lot of donations. Until a process makes it to MOSIS, the average person can't afford access to it.
Hardware development (Score:3, Interesting)
(http://www.adrianbaugh.org.uk/ | Last Journal: Wednesday December 17 2003, @07:58PM)
After all, you really don't want to have to submit a critical bug patch when the first mass run of chips is half-done... (Or the coder whose bug it fixes!)
What can't be open-sourced? (Score:5, Interesting)
In general, what problems would there be in creating open-source engineering designs for hardware of all kinds branched off from off-patent intellectual property? That, as it turns out, was the express purpose of the US Patent system as conceived by Benjamin Franklin, unless I am mistaken.
Re:What can't be open-sourced? (Score:5, Insightful)
You'll never be able to produce an automobile en mass scale cheaper than VW (or nearly as good).
In general, what problems would there be in creating open-source engineering designs for hardware of all kinds branched off from off-patent intellectual property?
Again you would never be able to mass produce the item cheaper than a proprietary company. Besides there is very little demand for box cameras and tube radios.
It was a trick question (Score:5, Interesting)
This represents a branch point from the First World industrial paradigm of economy of scale and elimination of manual labor, coupled with planned obsolescence and faddishness to ensure a short interval between new car purchases. An open-source car reverses this drastically. Low economy of scale and higher manual labor content coupled with an open-ended product lifetime shifts the focus from the manufacture of the car to that of its components. The car owner repairs the vehicle over a period of many years, possibly turning over the majority of its components one or more times over a long period of time. Small-scale manufacturers would build a mix of components based on demand for specific versions of a component. Clever management of the project should consciously support this. This business model is unsustainable by massive industrial concerns, but might work well in an economy with lower-skilled, small-scale enterprise. It would not be massively profitable, but may be a model for keeping large populations employed.
If the interconnection ot the automobile's components is carefully and thoughtfully evolved, a single vehicle might be an ever-changing machine, gradually absorbing better components over time. It would not be a static piece of technology that quickly becomes obsolete. This is a subtext of my original post.
So what's the point? (Score:5, Insightful)
Just my two cents...
Re:So what's the point? (Score:4, Informative)
(http://caladan.nanosoft.ca/)
I'm currently designing a tiny Single Board Computer (Z80-based) for embedded control applications. Sure, the specs aren't that impressive (a couple MHz, 32K RAM, 512K flash), but that's not the point. The thing is designed to fit on a robot and run on batteries.
Open hardware designs are still about geeky people doing fun things.
Re:So what's the point? (Score:4, Interesting)
But once you have a board with the chip on it, you can even get all the development software for free from Xilinx and the programming hardware's not too expensive (last I checked anyway, I was always able to use my school's stuff).
I always thought it was pretty nifty to compile a CPU and upload it into a chip using nothing but my laptop...
Apparently... (Score:4, Funny)
(Last Journal: Friday June 11 2004, @10:37PM)
This is free as in free beer right? (Score:2, Funny)
(http://web.mac.com/crackedbutter | Last Journal: Monday January 01 2007, @07:57PM)
cool, but I want more specs (Score:5, Interesting)
(http://randyrandy.net/)
Judging from the specs included at the linked site, this core compares favorably with CPU cores from ARM, NEC and others who make big bucks selling (and supporting) these cores for system integration. This is interesting, and it's maybe even more interesting that I haven't noted it in any trade journals (did I miss it, or has this thing been going on under the industry radar?)
However, it seems like the CPU core itself is open-source, while a lot of the bonus features on the SoC (System On a Chip) example cited are IP from Flextronics (the the company that did the physical design for this open-source CPU core, which was manufactured by UMC). I can't tell for sure because the site is slashdotted already. The links on PCI, JTAG etc. would presumably tell if all these IP macros (besides the CPU) are open source also -- does anyone know for sure?
Either way, the specs on the sample chip are interesting: SoC with OR1200 CPU implemented by Flextronics Semiconductor: 32-bit general-purpose microcontroller, UMC 0.18um fab process, maximum clock frequency of 160MHz. This SoC contains (1 each I assume): OR1200 processor, Memory Controller (FLASH, SDRAM, SRAM, DPRAM), PCI 2.2 32-bit interface 33/66MHz, Ethernet MAC 10/100. UART16550, GPIO, JTAG/Debug Interface.
BTW, 160MHz is pretty darn good, until you see that 160MHz is not really "MAX" as in "max (worst-case) operating conditions" as one usually specs these things. Usually, when a spec says "maximum clock frequency", it means that you can safely run the part at these speeds under the entire range of allowed operating conditions (temperature and voltage). It's rather meaningless to tell the fastest it canpossibly go (which would be 0Kelvin, with a voltage almost high enough to fry the cip), so wpecs tend to tell you the max safe speed.
That would be the highest temperature (usually ~70C, but it's really based on the junction temp, which is calculated from ambient temp, airflow, and package thermal characteristics -- higher than 25C in any case, since that's usually called "typical"), lowest voltage (usually nominal minus 5% or 10%; so for 3.3V system, worst case voltage would be 3.3-0.33=2.97V, for 1.8V core it would be 1.62V), and slowest process from the fab (whther this is the case or not is unspecified in the list). Instead, lower down the page I see:
Max system clock 160MHz was obtained at 25C ambient temperature, 3.3V IO and 1.8V core
I could take a wild guess and say the thing would run at least 125MHz (respectable for the tech at hand), so calling it 160MHz (but not at worst-case conditions) is a little odd, or at least non-standard. If it were a "normal" industry player quoting me a part's clock rate that way, I'd become very, very suspicious of them for the rest of the negotioations.
It's still way cool, and if those IP cores are all available open source also, I'm really excited. But, I still have a lot of unanswered questions that I expected to see at least a brief mention of:
- Is a hardware/software co-simulation environment available?
- If so,what simulators and languages are supported?
- What support model(s) are available for design teams considering this core?
- What is the die size for the SoC made by Flextronics?
- How much is Flextronics selling these SoC's for, or are the ASIC (customer-specific)?
I guess I could do as the article suggests and call or email Flextronics:Test boards are available to Flextronics Semiconductor ASIC customers. For more information about the test boards, the SOC technical details and business engagement please contact Flextronics Semiconductor.
Re:cool, but I want more specs (Score:4, Insightful)
(http://csilo.com/)
Open source cores as disruptive technology (Score:5, Interesting)
(http://felter.org/wesley/)
A somewhat different approach (Score:4, Insightful)
Part of what makes Open Source hardware important is that Open Source designs are what will actually be implemented as small scale manufacturing [ennex.com] becomes more practical. There are various proposals around for doing manufacturing of chips using rather different processes than we are used to today(i.e. "growing" chips in a chemical medium). What these ultimately take us towards is robotic infrastructure that can be remotely controlled and is as "self-replicating" as a lathe or a blacksmith's shop.
while not truly opensource (Score:1)
http://www.tapr.org [tapr.org]
Watch out - Xbox and Globalization (Score:4, Interesting)
(Last Journal: Tuesday June 27 2006, @08:05AM)
Flextronics also makes the famous XBox for Microsoft in their Guadalahara Mexico facility. I just listened to a special on NPR about globalization and NAFTA and an economist was saying that without NAFTA the XBox would cost $400.
Your Cisco routers would probably cost more too, but I'm not sure if the cheap prices are worth it for the loss of US jobs.
SCO (Score:2, Funny)
whats the point? (Score:4, Insightful)
(http://www.gyrate.org/)
maybe im missing something here, but i dont see how open hardware could ever be as successful as open source software. why? because the hardware required to build software (ie: a computer) is a commodity in most of the developed world. how many people own machines capable of producing microchips?
i always felt that the power of open source lies in the fact that if you know how to program, you can make changes to the software yourself. now if i somehow got a hold of a schematic for my processsor and managed to improve the design, how would i go from paper to silicon?
Re:whats the point? - It moves is the point. (Score:5, Insightful)
(http://olliver.family.gen.nz | Last Journal: Tuesday October 17 2006, @10:04PM)
But it won't stop there. Turning this new capability to its advantage, it will make sense to re-compile the CPU cores to perform the task at hand with maximum efficiency. If you're going to start doing that, an open design is nigh on essential.
We are rapidly entering an era where it is worth designing things that cannot yet be built, because the manufacturing technology is catching up very rapidly. Even now, Sony are designing their consumer device chipsets as FPGAs to shorten time to market. The trend will not decrease.
Vik
How many bogoMIPS (Score:1, Interesting)
Real World vs. Abstract World (Score:3, Insightful)
really now... (Score:4, Insightful)
while i'm sure the opencores crowd has done an outstanding job, you need to look further at the Big Picture.... and comparable processors.
a motorola ppc8245 at 300MHz is $19 in qty (at least that's what we pay). it has all of the features enumerated in the article above (16K caches, PCI, MMU, ethernet, dual UARTs, etc etc etc), and is supplied replete with a Big DataBook of We're Pretty Damn Sure This Will Work Knowledge and 10e6 embedded programmers worldwide. not to mention an entire library of (linux AND powerpc) Google entries. you can attach all manner of BDM/BDI/JTAG debuggers (e.g. BDI2000) to an 82xx and there are a half dozen compiler suites (including gcc) to choose from. boundary scan routines are already understood and implemented, which eases ICT development at production time. if it's 2AM the day before the Big Pitch to the client, i'm pretty sure i can find someone who's awake and can fix my 82xx register access problem. i'm no motorola bigot (i always try to make a PIC fit until it can't do the job) but the economies of scale are WAY WAY WAY against the little guy when it comes to microprocessors.
you are not selling your soul to moto for $19. you are making a cost effective, performance increasing, risk reducing decision, that's all.
just another datapoint.
OSH+OSS (Score:1)
(http://www.elphel.com/)
no final products? (Score:2)
(http://www.jroller.com/page/shareme/Weblog | Last Journal: Tuesday September 03 2002, @07:25AM)
Websphere-Apache?
MacOSX-Darwin?
JBoss?
come one poor slashdot poster do a little thinking please!
Will open source hardware push CPU design forward? (Score:2)
But with hardware, it is a different story. Open source hardware development is restrained by physical resources and its costs. Although an a small scale, we may see many examples, I wonder if and when it will be possible to compete with the big boys. Not in the quantity arena, of course, but in the design arena: will the open source hardware developers have better ideas when it comes to chip design ? will they outsmart their commercial competitors, since they will not have the pressure to sell to keep going ?
Open as in Free what? (Score:1)
FPGA rules for sure (Score:3, Informative)
(Last Journal: Friday December 19 2003, @08:54AM)
I use Xilinx FPGAs, which are both cheap and super powerful. For the company, i am woring for, i am developing digital signal poccessing processors and software for them using FPGA. one twenty dollar FPGA can process extremely high-order filters and analyzers on samplerates as high as hundred MHz, which we use for microwave communication in extremely baad environments.
With my addiction to open sources i am on developing a open-hardware computer (for a long time already)and will put online all sources, schematics, cerbers, layouts, so any Geeky guy (or Woman -- Jennifer E. Elaan? sorry if i am wrong) will be able to put together one, or buy components and ask somebody who can.
You would say You might need license for buying FPGAs used in by militaries for missle targeting (yes!) - then You would would be right. However there are no problem to by those in russia or anywhere else without having any license.
So hold on for a home-brew computer era coming back (from the times we were assembling Sinclair ZX Spectrums 16k and 48k at our homes:). How those computers will reincarnate from tv-calculators to plaforms being able to "process" (remove:) macrovizions, copyright bits on multiple streams, as well as directly capture satellite broadcast and process it.
Only drawback is that it will be with its own OS - BrainOS i am working on at te time. Just because it will be programmed not in sequential language, but parralel (VHDL) as it will be embedded in hardware (however modifiable by user at any time -- fpga!). We should be ready about that we could not (legally:) build any x86 on it, as we will have no license from intel. But i don't miss them. For running old x86 software and games we can use old x86 computers, which are widely available in trashmarkets.
asap i will try to do some artickle on this and try to post it there, that we could discuss what is ood and what is not).. Leave me some personal message if You are interested in it, so i could see how many of us are interested in this project. I hope it to be the same as linux is for software world, it could be for hardware world.
I am amazed (Score:1)
A very fine achievement.
Re:Whats the point........ (Score:5, Informative)
Sure.
For chips derived from this test SoC:
MP3player
VoIP hard phone
Network Router
Firewall
Wireless Access Point
DVD player
Car stereo
Cell Phone
PDA
For uClinux:
It's all around you, many of the products _you_ use every day run it. Just because you think Linux means servers and desktops doesn't mean that's the only place it's widely deployed!
J
Re:Whats the point........ (Score:2, Interesting)
Re:Almost Used in iPod (Score:4, Informative)
Bad troll. Bad.
Re:Almost Used in iPod (Score:5, Funny)
Re:Whats the point........ (Score:1)
(http://blog.atlgeek.com/)
Re:Almost Used in iPod (Score:2, Informative)
Re:Almost Used in iPod (Score:1)
Must be tough working two big jobs like that.. 'middle management' at Honda and a systems designer at Apple.
Re:Whats the point........ (Score:2, Insightful)
...because I, and many others, would rather run linux on a 160Mhz processor than MS Windows on a 5.03G processor.
Sera
Re:Whats the point........ (Score:2)
"Embedded" doesn't mean "small". A cable set-top box, a DVD player, a vending machine, a map display in a new car and an MRI scanner are all "embedded".
Re:where ? (Score:3, Insightful)
(Last Journal: Friday August 24, @08:58PM)
Re:Whats the point........ (Score:1)
MIPS/Watt of OpenRISC,XScale,VIA C3 and Transmeta (Score:3, Informative)
a VIA C3 800 + motherboard is about 12W. Given the CISCy instructionset you get about 1200MIPS on that. so 100MIPS/Watt (200MIPS/Watt bare) [don't believe me? many claim this chip gets 1600MIPS, but they are probably reading BogoMIPS as MIPS. still, it's an extremely fast integer chip, especially considing $/Watt]
an Intel XScale 600MHz is also RISC and lets ignore the ARM Thumb instruction set, you will get about 600MIPS out of that as well. But just the bare chip is only 0.5W. Lets say inside your favorite PDA that chip is 2.5Watts. 240MIPS/Watt. (1200MIPS/Watt if you run it bare)
Personally I have a very low opionion of Transmeta. But lets say you get a 700MHz transmeta. The bare chip is 1W, on a laptop motherboard let's say it's 4.5W. Now transmeta's MIPS performance isn't quite as sexy as CISC or even RISC. Let's just for the sake of argument it gets an even 700MIPS (which it doesn't). That's 156MIPS/Watt (700MIPS/Watt for the bare cpu).
So the winners are:
XScale @ 240MIPS/Watt
Tranmeta @ 156MIPS/Watt
OpenRISC(Flextronics) @ 114MIPS/Watt
VIA C3 @ 100MIPS/Watt
ps- the reason I tried to compare everything on a motherboard is because that is the only practical way to use such a chip. This is done to show power consumpution from a consumer's point of view. (looking back perhaps I should have compared battery life in simular products).
If you're a product designer you might be more comfortable with the raw MIPS/Watts, assuming that the periphal chipsets available for each product runs roughly the same watts for the same functionality. (which isn't the case for any of these, as you can see by my motherboard wattages).
Fabless semiconductor companies (Score:1)